

The background of the slide features a large, stylized globe. The globe is composed of numerous small, blue, rectangular blocks that resemble microchips or circuit components. These blocks are arranged to form the continents and oceans of the world. The globe is set against a vibrant, abstract background of blue, purple, and orange light streaks, suggesting a high-tech or digital environment. The text 'THE MORE THAN MOORE' is written in large, white, bold, sans-serif capital letters across the center of the globe. Below it, the word 'FOUNDY.' is written in a smaller, white, bold, sans-serif capital font.

**THE MORE
THAN MOORE**
FOUNDY.

GAN AND CMOS INTEGRATION



Ralf Lerner
Summer school on wide-bandgap nitride devices, July 2019




With some results from

IBM **Research**




as well as from literature and other projects

Integration variants GaN and CMOS on wafer level



- System in package (SiP): a number of ICs or chips are mounted in a single carrier package. Dies may be arranged horizontally or stacked vertically on a substrate, internally connected by
 - Wire bonds
 - Flip chip technology e.g. solder bumps
 - Vertical connections e.g. by Through Silicon Vias (TSV)
- SiP contains several chips (processors, memories, opto-electronics) on the same substrate – resulting in functional package unit
 - No or few external components need to be added to make it work
 - Particularly valuable in space constrained environments like mobile phones
 - Reduced complexity of printed circuit board (PCB)
 - Critical yield issue: any single defective chip in the package will result in a total fail (even if everything else works fine)



Picture: Turck Duotec,
MIIMOSYS project

- Introduction
- Monolithic integration on GaN
- Monolithic integration on CMOS
- Integration by wafer bonding
- Heterogeneous integration by micro-Transfer-Printing
- Summary



Introduction



The More than Moore Foundry.


- 25+ years of experience in pure-play foundry services for analog/mixed-signal semiconductor applications
- Specialty foundry with a comprehensive set of technologies serving various market segments

Technologies interfacing the real world


- Expertise in analog/mixed-signal IC production, MEMS and SiC with a focus on high-growth automotive, medical and industrial end markets with long lifecycles
- Strong design support to drive customer engagement over the long-term with successful technology leaders

Manufacturing excellence

- 6 wafer fab facilities in Germany, France, Malaysia and US
- Capacity: 98,000 wafer starts per month (200 mm equiv.)
- All production sites are automotive qualified
- About 4,000 employees worldwide



Open-Platform Technology Offering



Broad product range


- X-FAB owns technology and corresponding IP
- Extensive IP offering; ability to customize IP
- Modular approach to tailor to your needs



Explore X-FAB's large portfolio of CMOS & SOI processes [online](#)

M/S = Mixed-Signal, NVM = Non-Volatile Memory, RF = Radio Frequency, SOI = Silicon On Insulator

Miniaturization vs. Diversification




- Superior GaN performance as fast power switch & CMOS logic with high functionality
- Reduced interconnect distances and losses – both affecting performance
- Smaller form factor
- Reduced power consumption
- Lower cost
- Lower complexity in assembly



K. H. Lee et al, Monolithic integration of III-V HEMT and Si-CMOS through TSV-less 3D wafer stacking, 2015 IEEE 65th Electronic Components and Technology Conference (ECTC)

Zhu, Matioli, Monolithic integration of GaN based NMOS Digital Logic Gate Circuits with E-Mode Power Gan MOSHEMTs, ISPSD 2018

- superior performance: on-state and switching



> Superior material parameters






Bringing together GaN and CMOS logic







Human brain

Mouse brain







Bringing together GaN and CMOS logic



Bringing together GaN and CMOS logic




- Means
- A combination of incredible logic complexity just about to beat human brain
- With a very fast switch with low losses



- Combination of different semiconductors with different properties
 - Mismatch of crystal structure and lattice constants
 - Different coefficients of thermal expansion
 - Growth temperatures versus temperature stabilities
- Electrical requirements
 - Low parasitic inductances
 - Isolation
- Other
 - Heat removal
 - Wafer diameter
 - Costs of semiconductor


- Example from MIIMOSYS project: bootstrapped GaN motor driver



Courtesy: Electronic Design Chemnitz

Example 2 for GaN & CMOS integration

- Example from MIIMOSYS project: static motor driver



Courtesy: Electronic Design Chemnitz

➤ Schematic cross section of a High Electron Mobility Transistor, HEMT


➤ Measures of Power device:

➤ For RF:

- $LG \leq 350\text{nm}$

➤ Lateral structure:

- Drawbacks for current supply
- But big advantage for integration



How to transfer the discrete GaN device into CMOS?




So far:

Silicon devices

into

silicon
environment



new challenge:

material mix

SiC


GaN

?

Courtesy T. Erlbacher: Lateral Power Transistors in Integrated Circuits




Monolithic Integration on GaN



➤ Advantages:


- One chip, one substrate wafer, one process flow, one supplier
- Reduction of assembly effort (less pick & place), reduced number of wire bonds (costs, inductance, signal delay & reliability!)
- Reduced footprint
- Lower costs especially on system level

- Integration of push-pull type gate driver and D-mode power transistor
- Reduction of gate loop inductance and disturbances caused by drain-gate coupling => fast slew rates and stable switching




Richard Reiner et al., Monolithically-Integrated Power Circuits in High-Voltage GaN-on-Si Heterojunction Technology; 13th International Seminar on Power Semiconductors, Prague, 2016S.


Stefan Mönch et al., in Proc. WIPDA 2015, pp.: 92-97, Nov. 2015




- Integration of Free-Wheeling Diode (FWD)
- HEMT without body diode
- External diode increases reverse-recovery charge and additional parasitics

Richard Reiner et al., Monolithically-Integrated Power Circuits in High-Voltage GaN-on-Si Heterojunction Technology; 13th International Seminar on Power Semiconductors, Prague, 2016









Richard Reiner et al., Monolithically-Integrated Power Circuits in High-Voltage GaN-on-Si Heterojunction Technology; 13th International Seminar on Power Semiconductors, Prague, 2016



- Integration of temperature sensor
- Metal meander



- Integration of LV N-channel and p-channel into 600V HEMT process




Akira Nakajima et al.; Monolithic Integration of GaN-based Normally-off P- and N-channel MOSFETs; 13th International Seminar on Power Semiconductors, Prague, 2016


DA8801 announcement by Dialog



- SmartGan™ DA8801 providing monolithic integration of GaN power FETS together with analog drivers and logic
- GaN power IC product ..., using TSMC's 650 Volt GaN-on-Silicon process technology
- Dialog's DA8801 half-bridge integrates building blocks, such as gate drives and level shifting circuits, with 650V power switches ... with up to 94 percent power efficiency.





<https://www.dialog-semiconductor.com:>
press-release Aug
25 2018






➤ E-mode GaN power switch and GaN based gate driver



- LV E/D mode HEMTs with $L_G=0.8\mu\text{m}$; $L_{GS}=1\mu\text{m}$ and $L_{GD}=2\mu\text{m}$



Gaofei Tang et al., High-Speed, High Reliability GaN Power Device with Integrated Gate Driver; 30th International Symposium Seminar on Power Semiconductor Devices and ICs, Chicago, 2018




Minghua Zhu and Elison Matioli, Monolithic Integration of GaN-Based NMOS Digital Logic Gate Circuits with E-Mode Power GaN MOSHEMTs; 30th International Symposium Seminar on Power Semiconductor Devices and ICs, Chicago, 2018



➤ Low side or LV

high side or HV




➤ Common conductive silicon substrate: single potential at a time

Isolating issue solved by SOI substrate



➤ Low side


high side




Karen Geens et al.; The Monolithic Integration Of GaN; Compound Semiconductor; Volume 23 Issue 6 August / September 2017

> GaN half-bridge monolithically integrated with drivers


- converts an input voltage of 48V to an output voltage of 1V, with a pulse width modulation signal of 1 MHz
- half-bridge and drivers in one GaN-IC chip. Complemented by low voltage logic transistors, low- and high-ohmic resistors, MIM-capacitor,
- GaN-on-SOI and GaN-on-QST technology platforms that allow for a galvanic isolation of the power devices, drivers and control logic, by the buried oxide and oxide-filled deep trench isolation



<http://www.newelectronics.co.uk/electronics-news/imec-demonstrates-fully-monolithical-co-integration-of-gan-half-bridge-with-drivers/214992/>




Monolithic integration on Si CMOS



Schematic of III/V based LED





- FEOL processed CMOS wafer as substrate
- X-FAB processing until ILD
- MOVPE at NAsP
- Metal at NAsP
- Main interface: GaP on (001) Si




Sketch by NAsP III/V GmbH, "Modelan" project;
16N12068

> Working LED




Results by NASP III/V GmbH, "Modelan" project;
16N12068


- Significant disturbance, nevertheless working CMOS transistors etc.




$V_{GS}=5V$



- Working opto coupler:
- 4V input
- 25mV output



Results by NASP III/V GmbH, "Modelan" project; 16N12068



Priority data Oct 31. 2009 DE 10 2009 051 520 by Kittler & Lerner

Basic options / restrictions for flow



$\approx 1000^{\circ}\text{C}$

CMOS Frontend process I
till „Gate“

$> 1000^{\circ}\text{C}$

GaN MOCVD
and HEMT processing

Source/Drain-Implant,
ILD,
and contact

CMOS Frontend Prozess II:
source/drain-Implant
ILD, contact

$\sim 800^{\circ}\text{C}$

GaN MBE
and HEMT processing

Metallization



Electrical
characterisation

Prior epi


epi

Post epi

Etched SOI wafers







- Good epi quality in SOI tub
- Non-selective growth, poly crystalline GaN outside the tub
- Needs to be removed
- Additional material -> additional stress
- Open issue at the end of the project



➤ A quite similar approach has been published by Raytheon & MIT for

- Current mirror: $0.25\mu\text{m}$ GaN HEMT + $1\mu\text{m}$ PMOS
- GaN PA with CMOS PWM



T. E. Kazior, R. Chelakara, W. Hoke, J. Bettencourt, T. Palacios, H. S. Lee, "High Performance Mixed Signal and RF Circuits Enabled by the Direct Monolithic Heterogeneous Integration of GaN HEMTs and Si CMOS on a Silicon Substrate", IEEE Symposium on Compound Semiconductor Integrated Circuit (CSICS), Oct 2011

T. E. Kazior, "Heterogeneous Integration of GaN and Si CMOS: A Path to "Smart" Electronics", Short Courses of the 26th International Symposium on Power Semiconductor Devices & ICs, Waikoloa, June 2014


- MIT / Raytheon did the GaN epitaxy with Molecular Beam Epitaxy, MBE
- Advantage of MBE: lower epi temperature than Metal Organic Chemical Vapour Deposition, MOCVD
 - Less disturbance of CMOS, CMOS first possible
- But MBE with lower growth rates (= lower throughput) than MOCVD
- Mass production (at acceptable throughput) probably only with MOCVD

- Especially due to epi growth a monolithic process gets very complex and difficult

- Gallium nitride (GaN) high-electron-mobility transistors (HEMTs) fabricated on 200mm-diameter silicon-on-insulator (SOI) substrates with multiple crystal orientations

Hybrid-oriented SOI substrate with top Si (100) and bottom Si (111) preparation for MOCVD growth:

- (a) CVD-SiO₂ growth,
- (b) dry etching to expose Si (111) plane,
- (c) Si₃N₄ growth via CVD as isolation and diffusion barrier, (d) Si₃N₄ removal via dry etch to expose Si (111) plane,
- (e) AlGaIn/GaN HEMT growth,
- (f) CVD-SiO₂ removal via chemical-mechanical planarization.



Ko-Tao Lee, et al, IEEE Electron Device Letters, published online 27 June 2017


➤ Advantages:

- One chip, one substrate wafer, one process flow, one supplier
- Reduction of assembly effort (less pick & place), reduced number of wire bonds (costs, inductance, signal delay & reliability!)
- Reduced footprint
- Lower costs especially on system level

➤ Drawbacks


- Complex process (crystal orientation, thermal budget, thermal stability) or limited primitives
- Mixed materials monolithic integration: contamination, mechanical and optical parameters
- Partitioning versus current trade-off


- Expensive processing steps that become operative only in small parts of the IC
- Example: GaN epitaxial growth
 - In a pure GaN process the GaN epi-layer is used on the whole wafer
 - In a monolithic IC only a (small) part of the IC (of the wafer) has GaN ⇨ higher costs per mm²
- A CMOS IC with integrated GaN should have an area partitioning closer to 50/50 than 99/1
 - But GaN HEMTs deliver ~6A/mm²
 - Thick CMOS Al metal with 6A/mm
 - Deep sub micron logic with X00μm wide metal ...
 - ⇨ thick copper RDL





Heterogeneous integration by direct wafer bonding







- Integration of non-lattice matched semiconductors
- Integration of semiconductors with different crystal structure
- Misfit dislocations only close to bond interface
- Direct bonding = no additional intermediate layers



- Two or more wafers can be integrated
- Each wafer (each chip) manufactured in its optimized process

Different bonding approaches



Wafer to Wafer bonding




Pre-processed wafers



Chip to Wafer bonding




Chip to Chip bonding



- University Leuven (Belgium)
- EpiGaN (Belgium)
- Fraunhofer IAF (Germany)
- IBM Research (Switzerland)
- AT&S (Austria)
- Tyndall National Institute (Ireland)
- Recom Engineering (Austria)
- PNO Innovation (Belgium)
- X-FAB (Germany)
- IHP Frankfurt(O) (Germany)

Different integration schemes



Direct wafer bonding:

- Deposit adhesive layers (typically oxides)
- Carefully clean the two surfaces
- Place the wafers in direct physical contact
- Anneal the wafer stack (300-500°C depending on adhesive layers)

Two main schemes to integrate GaN on top of CMOS using DWB:

- Front-side bonding
- Back-side bonding


Courtesy of IBM, Zurich

GaN-on-CMOS Integration by DWB: Backside bonding




Step 1

- 1.1 Growth of GaN stack
- 1.2 Fabrication of GaN FETs
- 1.3 Planarization




Step 2

- 2.1 Bonding oxide deposition
- 2.2 Surface cleaning
- 2.3 Direct wafer bonding to Si(100) transfer wafer



Steps 3 & 4

- 3.1 Si(111) substrate removal
- 4.1 Oxide deposition
- 4.2 Planarization by CMP




Step 5

- 5.1 Planarization of BiCMOS
- 5.2 Direct wafer bonding to IHP BiCMOS wafer




Step 6

- 6.1 Si(100) removal by Bosch etcher



Step 7

- 7.1 Interconnect formation





Two DWB steps: Increases total bonding defects




Requires sub-1 nm surface topology at both DWB steps

Courtesy of IBM, Zurich

GaN-on-CMOS Integration by DWB: Frontside bonding



↑ ↑ ↑ ↑ ↑
Grind substrate




Reduces DWB steps to one, but requires a complex process to stabilize the wafer during the Si substrate thinning (3M Wafer Support System)

Courtesy of IBM, Zurich

> Several challenges involved


- Very flat, smooth and particle-free surface(s) necessary (thick metal topology!) \Leftrightarrow bonding defects
- Wafer diameter and chip sizes should fit together \Rightarrow co-design of chips required
- Alignment accuracy (on wafer level!)
- Interconnects

> Yield?



➤ Low Energy Electronics System, LEES, process


- FEOL CMOS foundry process
- III-V integration processing at research lab
- BEOL CMOS processing




Pilsoon Choi et al, "A Case for Leveraging 802.11p for Direct Phone-to-Phone Communications", 2014 IEEE/ACM International Symposium on Low Power Electronics and Design (ISLPED)



Heterogeneous Integration by micro-Transfer-Printing




Principle of μ TP




R. Lerner et al., "Heterogeneous Integration of Microscale Gallium Nitride Transistors by Micro-Transfer-Printing," 2016 IEEE 66th Electronic Components and Technology Conference (ECTC), Las Vegas, NV, 2016, pp. 1186-1189



> Trench etch




- Trench etch
- Anchor and tether formation
- Release etch







Wet etching for HEMT release



- Printing with elastomeric stamp
- Adhesion between stamp and chip depends on speed
 - Fast: high adhesion for removal
 - Slow: weak adhesion for printing








- Driver IC: Electronic Design Chemnitz, EDC
- Driver Process: X-FAB
- HEMT: Fraunhofer IAF Freiburg
- μ TP: X-Celeprint
- Assembly: Turck Duotec


Printed HEMT, electrical results




- $W = 2 \times 100 \mu\text{m}$
- $I_{\text{leak}}: 1.5 \text{ pA}/\mu\text{m}$
- $I_{\text{ds}}: 135 \mu\text{A}/\mu\text{m}$



Leakage FET 3.2.4_02 ($V_{\text{GS}} = -4\text{V}$)



FET 3.2.4_02 [GOOD]





➤ Several paths for leakage currents

- laterally => Gate-Drain spacing
- but also vertically => buffer thickness


➤ To reduce leakage through silicon

- Sufficient buffer thickness
- => mechanical stress
- => epi time & costs
- Main hurdle for >900V GaN HEMTs







- Lateral breakdown, limited by vertical breakdown



- Vertical breakdown, limited by lateral breakdown



P. Waltereit, et al; Large-area GaN-on-Si HFET power devices for highly-efficient, fast-switching converter applications; in Proc. of the 7th Wide Band Gap (WBG) Semiconductor and Components Workshop 2014, pp.83-88, Frascati, Italy

➤ Several paths for leakage currents

- laterally => Gate-Drain spacing
- but also vertically => buffer thickness


➤ To reduce leakage through silicon

- Sufficient buffer thickness
- => mechanical stress
- => epi time & costs
- Main hurdle for >900V GaN HEMTs


➤ With the release etch

- Silicon removed
- Replaced by oxide / nitride

also the vertical leakage / breakdown is interrupted




- 1800V at 1 μ A drain current with 17 μ m Gate-Drain spacing
- Breakdown defined (mainly) by the lateral G/D spacing and no longer by the buffer thickness
- Thinner GaN possible






R. Lerner et al., "Integration of GaN HEMTs onto Silicon CMOS by micro Transfer Printing," 2016 28th International Symposium on Power Semiconductor Devices and ICs (ISPSD), Prague, 2016, pp. 451-454.





- 1800V at 1 μ A drain current with 17 μ m Gate-Drain spacing
- Breakdown defined (mainly) by the lateral G/D spacing and no longer by the buffer thickness
- Thinner GaN possible




$4 \times 75 \mu\text{m} = 0.3 \text{ mm}$



CMOS performance below printed HEMT





R. Lerner et al., "Integration of GaN HEMTs onto Silicon CMOS by micro Transfer Printing," 2016 28th International Symposium on Power Semiconductor Devices and ICs (ISPSD), Prague, 2016, pp. 451-454.




\leq starting point: 260°C

Extension
& thick Cu RDL: 100°C \Rightarrow



\leq cooling
structure: 90°C

Wire bond /
flip chip: 10°C \Rightarrow



R. Lerner, et al; Flexible and scalable heterogeneous integration of GaN HEMTs on Si-CMOS by micro-Transfer-Printing; Physica status solidi. A 215 (2018), Nr.8, Art.1700556, 7 S.

➤ Several challenges involved

- Additional process layers for release and interconnect
- chip positions should fit together; co-design of chips required

➤ Yield as product of wafer yields and print yield

- Trade of repair costs versus benefit

> Advantages:

- One chip, ~~one substrate wafer, one process flow~~, one supplier
- Reduction of assembly effort (less pick & place), reduced number of wire bonds (costs, inductance & reliability!)
- Reduced footprint
- Lower costs especially on system level
- Usage of optimized process flows

> Drawbacks

- ~~Complex process (crystal orientation, thermal budget, thermal stability)~~
- ~~Mixed materials monolithic integration: contamination, mechanical and optical parameters~~
- ~~Partitioning versus current trade-off~~
- Multiplication of yield numbers
- Additional process steps



Summary

- Already manufactured
- E.g. 650 V process with 650 V and 100 V HEMT designs
- Some basic electric elements can be done
- But far away from CMOS functionality

- Main challenges related to material differences
 - MOCVD growth temperature
 - CMOS on (100) versus GaN on (111)
- Partitioning problem
 - Only dedicated applications
 - Reduced commercial pressure to find solutions
- At research level

- 3D stacking and wafer bonding established technologies
- Several challenges
 - Surface flatness
 - Alignment
 - Interconnects
 - Yield multiplication
 - Co-design
- Several limitations
 - Wafer diameter
 - Current through interconnects

➤ Several challenges

- Yield multiplication
- Co-design

➤ Several limitations

- Only small chiplet size for release

Integration of GaN switch
and logic

Monolithic Integration

Heterogeneous Integration

On CMOS

On GaN

Direct Wafer
Bonding

Micro-Transfer-
Printing

Full functionality

Simple process

Established
process

Diameter and
material
flexibility

Integration of GaN switch
and logic

Monolithic Integration

Heterogeneous Integration

On CMOS

On GaN

Direct Wafer
Bonding

Micro-Transfer-
Printing

Incompatibility of
material &
thermal;
partitioning

Only simple
logic, no GaN
PMOS

Diameter & chip
size restriction

Chiplet size
limitation

- Funded from the European Union's Horizon 2020 Research and Innovation program under Grant Agreement No 721107



- MIIMOSYS, 16ES0668K,



- ZuGaNG, 16ES0087

The background of the slide features a stylized globe composed of blue and purple circuitry or microchip patterns. The globe is set against a backdrop of a blue and orange sky with soft, wispy clouds. The text 'THE MORE THAN MOORE' is prominently displayed in large, white, bold, sans-serif capital letters across the center of the globe. Below it, the word 'FOUNDARY.' is written in a smaller, white, sans-serif font, also in all caps.

THE MORE THAN MOORE FOUNDARY.

Thank you for your attention.